WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

G06F 9/30

A2

(11) International Publication Number:

WO 96/09583

(43) International Publication Date:

28 March 1996 (28.03.96)

(21) International Application Number:

PCT/GB95/02283

(22) International Filing Date:

25 September 1995 (25.09.95)

(30) Priority Data:

9419246.5

23 September 1994 (23.09.94) GB

(71) Applicant (for all designated States except US): CAMBRIDGE CONSULTANTS LIMITED [GB/GB]; Science Park, Milton Road, Cambridge CB4 4DW (GB).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): BARLOW, Stephen, John [GB/GB]; 107 Sturton Street, Cambridge CB1 2QG (GB). MORFEY, Alistair, Guy [GB/GB]; 98 Tenison Road, Cambridge CB1 2DW (GB). COLLIER, James, Digby, Yarlet [GB/GB]; Church Farm, Chettisham, Near Ely, Cambridge CB6 ISB (GB).
- (74) Agents: BERESFORD, Keith, Denis, Lewis et al.; Beresford & Co., 2/5 Warwick Court, High Holborn, London WC1R 5DJ (GB).

(81) Designated States: AM, AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DE (Utility model), DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TT, UA, UG, US, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG), ARIPO patent (KE, MW, SD, SZ, UG).


Published

Without international search report and to be republished upon receipt of that report.

(54) Title: DATA PROCESSING CIRCUITS AND INTERFACES

(57) Abstract

An integrated circuit contains (102) a microprocessor core (100), program memory (104) and separate data storage (106, 108), together with analogue and digital signal processing circuitry (110). The ALU (302) is 16 bits wide, but a 32-bit shift unit (312) is provided, using a pair of 16-bit registers. The processor has a fixed length instruction format, with an instruction set including multiply and divide operations which use the shift unit over several cycles. No interrupts are provided. External pins of the integrated circuit allow for single stepping and other debug operations, and a serial interface (SIF) which allows external communication of test data or working data as necessary. The serial interface has four wires (SERIN, SEROUT, SER-CLK, SERLOADB), allowing handshaking with a master apparatus, and allowing direct access to the memory space (104-110) of the processor core (100), without specific program control. Within each processor cycle, the processor circuitry is divided into plural stages, and latches are interposed between the stages to minimise power consumption.



LOK THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

CY	Gabon				
AT.	300277	NIM	aifogaoM	NA	Mat Nam
Ŀ	ं pastari	TW	ilaM	zn	Usbekinan
82	Spain	ЭW	Madagascar	sa	United States of America
DK	Denmark	aw .	Republic of Moldova	v n	SaisralU
DE	Остиму	ЭЖ	Мовысо	TT.	ogsdoT bas babiniriT
23	Csech Republic	ΓΛ	£ivis.1	LT.	तकशां≾ii्sT
ຮວ	Czechosłovskie	m	Lux embourg	ər	o \$ o⊥
CN CN	China	ΓK	Sn Lanks	ar	Сраф
	Cameroon	'n	Licchtenstein	NS	Senegal
KO	_	2X	Kazakhatan	SK	Slovakia
ca	Cote d'Ivoire		Republic of Korea	IS	Slovenia
КЭ	bostissiiw2	KR			
ອວ	രീയാ	_	of Korea	SE	2weqen .
3D	Central African Republic	K.b.	Democratic People's Republic	as	urpng
CV	. epieuro	KC	Kyrgyitan	แห	Russian Federation
BA	Belatus	KE	Kenya	ВО	Romania
88	lizad	af	- ueder	. Id	fagurio9
UA	jeenin 	TI	reily .	7d	basiof
BC	Bulgaria	वा	braind	ZN	Mew Zealand
BE	Burking Faso	UH	Hungary	ON	Norwey
38		8 9	. ສວອນກຸ	าท	Netherlands
	sobschusti . muistati	В	Guinea	ZN	Niger
88	silansuA 	EE CE	Ceculia	MW	iwalaM
nv		40	months name	MIM	WITTERFER

WO 96/09583 PCT/GB95/02283

DATA PROCESSING CIRCUITS AND INTERFACES

The present invention relates primarily to single-chip data processing devices, but also to microprocessors and to digital circuits generally, and to interface circuits.

many products incorporate In the present day, microprocessor based data processing circuits, example to process signals, to control internal operation and/or to provide communications with users and external To provide compact and economical solutions, particularly in mass-market portable products, it is known to include microprocessor functionality together with program and data storage and other specialised in a custom "chip" also known circuitry, application-specific integrated circuit (ASIC). Field Programmable Gate Arrays (FPGA) such as those made by Xilinx[™], Actel[™] and Altera[™] may also be used to implement such solutions.

20

5

10

15

However, for various reasons, the integrated microprocessor functionality conventionally available to an ASIC designer tends to be the same as that which would be provided by a microprocessor designed for use as a separate chip. The present inventors have recognised that this results in inefficient use of space and power in the ASIC solution, and in fact renders many potential applications of ASIC technology impractical and/or uneconomic.

30

25

Various aspects of the invention are defined in the appended claims, while the applicant reserves the right to claim any further aspects of the invention that may be disclosed herein.

MO 69(06283 LCL/CB62/07283

7

In accordance with certain aspects of the present invention, microprocessor architectures are proposed which overcome the above drawbacks, being optimised for integration within an ASIC by providing a combination of functional features and architectural features unlike any conventional microprocessor.

with one double-width register of the processor. The shifter will typically be associated small size. as wide as the ALU itself, in a circuit of relatively allows multiplication and division of two numbers, each a separate shifting unit, wider than the ALU width, which aspect of the invention disclosed herein is to provide right bit shifts, all on data of this basic width. subtraction, logical AND, OR combinations and left and addition arithmetic 10 operations provides a certain data width (eight bits, sixteen bits etc.), and microprocessor, the arithmetic and logic unit (ALU) has psodznd deneral conventional For - example, υŢ

brogramgenerally irrespective of whether it is 30 even in the field of sequential digital circuitry wide range of different microprocessor architectures, or techniques are in fact applicable and advantageous in a proposed herein, it will be apparent that these specific sdvantageously in the novel processor architecture 52 Myile these other aspects can be employed environment. external chip and/or between the chip and the of special functional features and interfaces within the Other aspects of the invention relate to the provision 20

As one particular such feature, the invention in another mechanism whereby response to external stimuli is

controlled or not.

35

ST

OI

25

provided automatically, but only at times known in advance to the programmer. Examples of such stimuli include requests for communication from external devices, and entry of "sleeping" state for power conservation. In the present embodiments, special instructions are defined whereby the programmer can define fixed periods in which external communication may take place, and fixed

The various aspects of the invention will become apparent from the following description of specific embodiments.

These are presented by way of example only, with reference to the accompanying drawings, in which:

points for entry into the sleeping state.

- 15 Fig. 1 shows the basic arrangement of an integrated circuit including a processor embodying the invention;
 - Fig. 2 shows the programmer's model and instruction format of the processor of the Fig. 1 circuit;

Fig. 3 shows the data architecture of the processor;

Figs. 4A and 4B illustrate the execution of multiply and divide operations in the processor of Fig. 3;

- Figs. 5A to 5G show waveforms illustrating various functional features of the circuit of Fig. 1;
- Fig. 6 is a schematic diagram of a serial interface (SIF) 30 similar to that of the circuit of Fig. 1;
 - Fig. 7 shows in more detail a shift register of the serial interface of Fig. 6;
- 35 Fig. 8 is a flowchart showing operation of a master

MO 96/09583 FCL/CB95/07783

· · ·

(SIE) Construction and Operation of the Serial Interface Pin Description together with detailed operation Data Architecture of the processor Instruction Set for the processor 52 · brodrammer, a wodel for the processor hardware integrated within an ASIC Basic Arrangement of the processor and associated woner brocessor core Overview of the Specific Embodiment including a 20 the following sections: The description of the embodiments which follows includes Figs. 6 and 7, allowing multiple slave devices. ST Fig. 12 shows a modification of the serial interface of domestic gas meter, including the novel processor; and Fig. 11 is a schematic diagram of the electronics for a 0 T during a sleeping state of the processor of Figs. 1 to Fig. 10 shows circuitry for monitoring external signals apparatus (ASIC) in relation to the serial interface; Fig. 9 is a flow-chart showing operation of a slave Figs. 6 and 7; apparatus (EXT) in relation to the serial interface of *****

Further Notes and alternative embodiments.

Application Example - Domestic Gas Meter

OVERVIEW OF THE SPECIFIC EMBODIMENT

30 - Power Saving Features:

35

WO 96/09583 PCT/GB95/02283

5

Single chip solutions are ideal for many products, and can comprise mixed mode CMOS circuitry such that analogue and digital signal processing can be performed on-chip. For some applications, however, there is a further need for more logic processing, for functions such as user interfaces, controlling E2PROMs, networks and protocol conversions. Conventionally this requires a traditional microprocessor microcontroller, which or product size for two reasons. Firstly, the circuit board of a product has two chips instead of one, and secondly, the stand-by modes of conventional low-power processors still consume substantial power, so that the product requires a larger battery. The larger battery and bigger circuit board make the product quite expensive, while the need for communication between chips makes the system more sensitive to electromagnetic interference. 'There' are many other disadvantages of a multiple chip solution.

5

10

15

20

25

30

35

There is clearly a desire for single chip solutions in which the processor, program storage and RAM are embedded in a single ASIC, to facilitate products such as: portable wireless products, instrumentation, utilities metering systems, low data rate radio systems, medical diagnostics, safety critical and verifiable systems, pagers, and certain sections of mobile telephones. Certain conventional designs can be reduced to a single ASIC by embedding a processor or a memory corresponding to the conventional external processor, if the ASIC can be made large enough. However, this goes only a small way to addressing the problems identified above.

The processor which is the subject of the present disclosure is a custom microprocessor which has been developed for use in ASIC designs. The requirements and trade-offs when designing for an ASIC are quite different

ST

0 T

9

from discrete designs, so the novel processor differs in microprocessor. As a result, ASIC designs that use the novel processor are lower cost, lower power and lower risk than those using existing processor designs. Some key features of the processor are as follows.

A very low gate count of, for example 3000 gates can be achieved, which compares with 8000 gates for an Intel 8051 microprocessor core. To efficiently support signal processing applications, the novel processor has powerful signed arithmetic functions including hardware multiply normalisation, which are conventionally only found in normalisation, which are conventionally only found in normalisation, which are conventionally only found in normalisation, which are conventional ALU provides double-unit separate from the conventional ALU provides can be for a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides can be a line of the conventional ALU provides conventional ALU

single chip designs to make possible new applications. complement the inherently lower power achievable with with minimum power dissipation. These features sekucycovone circuitry monitors external wake-up signals 30 draing airtually zero power consumption. Special stop the processor clock completely without loss of data, Furthermore, by use of static circuits, the circuit can little power. sleep mode, where it uses very transitions. Thirdly, when idle, the processor can enter 52 the detailed design minimises clatter and unnecessary implementation of signal processing functions. Secondly, JOM DOMEL efficiency - especially the the architecture and instruction set have been chosen for Power consumption is minimised in three ways. 50

35 A built-in serial interface (the SIF) allows external

PCT/GB95/02283

7

access to the address space and processor registers. It is used to provide efficient IC manufacturing test (allowing testing of the processor, ROM, RAM and memory mapped peripherals), prototype device proving, and production board level test. It can also be used for ASIC to microprocessor communication in systems that use a tied external microprocessor, eliminating the need for separate interfaces and on-board circuitry for communications and testability functions.

10

15

20

5

The processor uses separate program and data spaces (a Harvard architecture), and the program instruction word can thus be wider or narrower than the data word. is an example of where the on-chip nature of the design different solution а to the traditional microprocessor (von Neumann architecture) because the need for separate address busses on-chip does not cause any increase in the number of connections (pins) offchip. On both address busses, the timing allows either synchronous or asynchronous devices. This is important as synchronous devices are often smaller and lower power ... than their asynchronous counterparts.

For verification and also to reduce gate count, the 25 does not support interrupts. processor Instead, polling instructions efficient and the use sleep/wake-up allow efficient multi-event responses. The processor has a RISC instruction set. Instructions are single word and mostly execute in a single cycle. 30 Particular operations taking several cycles to execute are the Multiply (16 cycles), Divide (16 cycles) and Shift (variable) operations, which use the special shift unit mentioned above. There are four addressing modes: Immediate, Direct and Indexed by registers X and Y.

pear written in assembler, although development effort for efficiency and verification reasons, programs are high level languages such as C. However, it may be that, and addressing modes also allow effective compilation of The registers assembler programs to be easily written. set and addressing modes allow efficient, readable language such as 'C', or in assembler. The instruction The processor is suitable for programming in a high level

sidus brocessing functions will typically be provided

Arrangement of Fig. 1, other analogue and/or digital addition to the elements explicitly shown in the Basic The person skilled in the art will appreciate that, in

interface (SER_IN, SER_OUT, SER_CLK, and SER_LOADB).

debug functions (pins STOPB, RUN_STEP) and to the serial physical pins at the chip boundary 102 are related to the "Pins" of the processor core which are connected to

data space address bus (also 16 bits) is labelled ADDR.

bus is 16 bits wide and labelled PROG_ADDR, while the input/output circuitry 110. The program space address

Also included on chip is program memory 104, fixed data

defined, for communication with other functional units shown at 102. Various "pins" of the processor are at 100, while the boundary of the integrated circuit is integrated circuit. The "core" of the processor is shown core and associated hardware included in a single Fig. 1 shows the basic arrangement of the novel processor

on the chip, and with the external world.

. . .

106, data RAM 108 and memory-mapped

* BASIC ARRANGEMENT

0 T

35

30

52

50

тетоту (ROM)

may be higher.

5

bCL\CB62\05783

PCT/GB95/02283

9

within the ASIC itself, according to the particular Where high speed signal processing application. functions are to be performed by the ASIC, it will typically be desirable to have these performed by dedicated circuitry rather than by the programmed 5 processor core described above, have and to computationally intensive, but more logically complex parts of the required functionality implemented by the processor under program control. Therefore, for example, if a number of external analogue signals are to be sensed 10 with a high bandwidth, and combined in accordance with repetitive algorithms to obtain predetermined meaningful measurement, the A-D conversion and these high-speed processing functions can be performed by dedicated circuitry, and the measured value supplied 15 periodically to the processor core via the memory mapped input/output circuitry. This principle is applied in the gas flow meter disclosed below as an example application, with reference to Fig. 11.

20 .

25

30

PROGRAMMER'S MODEL

Fig. 2 shows the logical arrangement of internal registers and memory space of the processor of Fig. 1, commonly known as the programmer's model. Registers AH, AL, X and Y are provided for transient storage of data and address values within the processor core, together with a register for the program counter PC, and for various flags (C, S, N, Z) generated by the arithmetic and logic circuits of the processor.

The program storage space (memory 104) comprises 64K (65536 decimal) locations, each storing an 18 bit instruction word. The instruction words are of fixed format, and the format is illustrated at the foot of Fig.

bCL/CB92/07783

Finally, bits INSTRN[1:0] identify an addressing mode for from among those shown in the programmer's model. instructions to identify a particular storage register operation opcode, and, in particular, are used by certain performed. Bits INSTRN[3:2] can be used to extend the an operation code (opcode) for the operation to be or data for the instruction. Bits INSTRN[7:4] contain word (hereinafter INSTRN[17:8]) contain an address value 2. Bits numbered 17 (MSB) down to 8 of the instruction

In the data space (formed by memories 106, 108, 110)

indirect (for example indexed) addressing modes. word. The remaining 63K locations can be addressed with directly with the 10 address bits of each instruction of the data space (FE00 to FFFF) can be addressed data space (0000 to OlFF), and 512 locations at the end 16 bit data word. 512 locations at the beginning of the there are 64K (65536 decimal) locations, each storing a

The instruction set implemented in this example processor

those familiar with the design or use of microprocessors. language mnemonics, which will be readily understood by will now be illustrated in the format of assembler

ZEL	INSTRUCTION

the current instruction.

PRINT	None (debug request for simulator)	-
SLEEP	Enter sleep mode	
фОР	None ('NB instruction all zeroes)	-
ASSEMBLER	ОРЕКАТІОИ	FLAGS '

30

52

50

51

0 T

	ASSE	MBLER	OPERATION	FLAGS SET
	SIF		Perform SIF access during instrn	<u>-</u>
	LD	reg,data	reg - data	·N Z
	ST	reg,data	data - reg	N Z
	ADD	reg,data	reg - reg + data	CSNZ
5	ADDC	reg,data	reg - reg + data + C	CSNZ
	SUB	reg,data	reg - reg - data	CSNZ
	SUBC	reg,data	reg - reg - data - C	CSNZ
	NADD	reg,data	reg reg + data	C S N Z
	СМР	reg,data	flags - reg - data	CSNZ
10	MULT	data	A - AH + AL × data	-
	DIV	data /	AL - A>>1 ÷ data, AH[15:1]-rem	-
	TST	data	flags - data	N Z
	BSR	branch_addr	X - PC + 1, PC - branch_addr	-
15	SAR SCL	data data data data	C $\leftarrow \Box AH, AL \supset -0$ $AH[15] \rightarrow \Box AH, AL \supset -C$ C $\leftarrow \Box AH, AL \supset -C$ C $\rightarrow \Box AH, AL \supset -C$ ct = data [3:0] 015	0000
	OR	reg,data	reg - reg data	N Z
	AND	reg,data	reg - reg & data	NZ.
20	XOR	reg,data	reg - reg ^ data	N Z
	BRA	branch_addr	PC - branch_addr	_
	BLT	branch_addr	If S = 1 PC - branch_addr	-
	BPL	branch_addr	<pre>if N = 0 PC - branch_addr</pre>	-
25	BMI	branch_addr	If N = 1 PC - branch_addr	-
	BNE	branch_addr	If Z = 0 PC - branch_addr	_
	BEQ	branch addr	If Z = 1 PC - branch_addr	_
	ВСС	branch_addr	If C = 0 PC - branch_addr	_
	ч			

bCL\CB62\03783 E8560/96 OM

75

-	addr	- рквиси	. Эđ	C = T	ΙĮ	pranch_addr	BCS
FLAGS		-	N	OITAR	ОРЕ	ופרפצ	YZZEW

-	addr	- рхяису	ъс	T =	Э	ĮĮ	addr	рхвиср	BCS
FLAGS		• •	1	401T.	A S	Obe		мвгев	ASSE

ADDRESSING MODES

OΤ

ς

data = @(Y+addrl6)	6(12,Y)	Indexed Y			
data = 0(X+addrl6)	(X,21)9	X bəxəbul			
data = @addrl6	612	Direct			
data = addrl6	# 15	- staibemmI			
"data" source/destination	Assembler format	Addr mode			
Address mode for instructions with "data"					

SI

data = 0(Y+addrl6)	(x'zī)ə	Indexed Y
data = 0(X+addr16)	(x'zı)ə	Indexed X
data = @addrl6	612	Direct
data = addrl6	# 15	Immediate
"data" source/destination	Assembler format	Addr mode

Address mode for instructions with "branch_addr" **

20

pranch addr = @(Y+addr16)	(12,Y)	Indexed Y
pranch_addr = X+addr16	т2,х	X relative
pranch_addr = @addr16	612	Direct
branch_addr = PC + addrl6	21+\$	PC relative
"branch addr" new PC value	Assembler format	Addr mode
_		

52

30

In the above definition of the instruction set, and as

WO 96/09583 PCT/GB95/02283

13

mentioned above in relation to Fig. 2, the bits INSTRN[3:2] of the instruction word are used to identify registers in instructions having the operand "reg" only. Also: the '@' indicates "contents of"; 'addr16' is the 10 bit address value INSTRN[17:8] sign-extended to 16 bits; '12' is simply an example data value; while 'PC' indicates the address of the current instruction.

DATA ARCHITECTURE

10

15

20

5

Fig. 3 shows in block form the data architecture of the processor core. The operation of all elements in a given cycle is controlled in accordance with one program instruction by a control and decode section 300. The principal elements of the data architecture are the arithmetic and logic unit (ALU) 302; the A register 304 (32 bits comprising AH and AL); X register 306 and Y register 308 (16 bits each); program counter (PC) register 310 (11 bits); shift/load logic 312; a PC incrementer 314, comprising a 16 bit half adder; an address sign extender 316; an address adder 318; various multiplexers 320 to 332; a flags and condition logic 334; and a tri-state buffer 335.

25 Communication with the program memory is via the program address bus PROG_ADDR and the instruction bus INSTRN. Communication with the data memory (including ROM, RAM and memory mapped I/O circuits) is via the data address output ADDR and the bi-directional data bus DATA. Also provided is the serial interface register having an address part 336 (bits SIF_ADDR [15:0]), an address space determining part 338, a read/write control part 340, and a data part 342 of eighteen bits. Also associated with the serial interface is a tri-state buffer 346.

ÞŢ

instructions will now be described. operation of processor in execution of гре

have been latched after read-out from the program ROM Instructions are read from the INSTRN bus, where they

address or immediate value for the instruction. 10 bits of the latched instruction I[17:8] specify an controls the sequence of instruction execution. The top up the data architecture multiplexers 320 to 332 and passed to the control and decode section 300 which sets I[7:0] determine the operation to be performed and are 104. The lowest eight bits of the latched instruction

detail to each class of instruction and SIF operation. architecture will now be described as it applies in provides the pathways for SIF operations. As well as instruction execution, the data architecture

ALU Basic Functions

35

30

52

20

ST

OΤ

ς

the logical OR of A and B. The majority of instructions to output A + B + CO (add with carry); and (7) to output output the logical exclusive -OR (XOR) of A and B; (6) outputting Cn = 1 in the case of a "borrow"; (5) to subtract B from A with subtraction of the carry bit CO, carry bit CO; (3) to pass B directly to E; (4) to to add the negative of A to B while subtracting the input (1) to perform a logical AND of the A and B inputs; (2) the block 302 in Fig. 3. The options in each cycle are: of the control and decode section 300 are listed within The basic functions implemented by the ALU under control flag outputs Cn, S (sign), N (negative) and Z (zero). a 16 bit output E. A carry bit input CO is provided, and The ALU 302 has two inputs A and B of 16 bits each, and

are two operand instructions, taking one operand from a

PCT/GB95/02283

register, the other from memory or as an immediate, and returning the result to the same register. The ALU A input receives the register input and the ALU B input the memory/immediate value. The ALU performs the required logical or arithmetic operation and presents the result on the E output from where it can be written back into the same register. For the AL/AH registers 304, the additional shift/load block 312 is inserted between E db the registers. This allows shift operations to be performed on the combined register pair and is also an integral part of the scheme by which multiply and divide are performed in this embodiment.

No Operand Instructions: NOP, BRK, PRINT, SIF

15

10

NOP, BRK, PRINT and SLEEP do not involve the data architecture at all. SIF executes as a SIF cycle if a SIF request is pending (described more fully below), otherwise it behaves as a no-op.

20

Data Address Modes

Memory/immediate values are generated and applied to the ALU B input, using the multiplexers 320, 322, 324, 328 and neighbouring components. There are four data address 25 modes: Immediate, Direct, Indexed X and Indexed Y. Immediate takes a value directly from the instruction (I[15:0]). The other modes use the instruction value to The top 10 bits of the select a value from memory. latched instruction are sign extended at 316 to 16 bits. 30 To this is added (318) either zero (Immediate or Direct), X (Indexed X) or Y (Indexed Y) as selected by multiplexer The output of adder 318 is fed to the ADDR bus via multiplexer 326. For immediate values multiplexer 328 35 counts the output of adder 318 directly to the ALU B

SI

0 T

input, containing the value read from memory. input. For other modes, multiplexer 328 selects the DATA

Single Memory/Immediate Operand Instructions: LD, TST

appropriate register. In both cases, the N and Z flag the case of LD, the result Σ is written to the This is passed The appropriate memory/immediate value is generated on

values from the ALU are loaded into their flag bits. unchanged through the ALU 302 by setting it to 'B'. the ALU B path as described above.

Store Instruction: ST (and PRINT)

ALU avoids the need for special timing for this The storing of data prior directly, rather than via the as for a normal memory/immediate operand instruction. bus. The store address is formed in exactly the same way via multiplexer 322 and tri-state buffer 335 to the DATA multiplexer 320 on the ALU A path. This is then routed register whose value is to be stored is selected by This is the only instruction that writes to memory.

instruction.

their flag bits. 30 generates N and Z flag values which can be loaded into By selecting ALU operation 'B', the ALU (DATA), so the stored value is also presented on the ALU addressing modes, multiplexer 328 is always set to l The ST instruction sets the flags. 52 For the valid

debugger for use in developing the ASIC, but is executed 35 This has special meaning to a simulator and gate level not make sense and is used for the PRINT instruction. The opcode for ST with the Immediate addressing mode does

BCL\CB62\07783

PCT/GB95/02283

5

10

15

20

25

17

by the processor as a no-op.

Dual Operand Instructions: ADD, ADDC, SUB, SUBC, NADD, CMP, OR, AND, XOR

These instructions operate between a register and a memory/immediate value, returning the result to the same register. The register value is presented on ALU input A via multiplexer 320. The memory/immediate value is presented on ALU B input as above.

The result Σ from the ALU is fed to the appropriate register. For these instructions multiplexer 330 and the shift/load unit 312 are both set so that Σ is propagated unchanged to X, AH and AL as well as Y. The appropriate register only is clocked.

Arithmetic instructions set all four FLAG bits out of the ALU. Logical instructions set only the N and Z bits.

Branch Instructions: BRA, BLT, BPL, BNE, BEO, BCC, BCS

Normally multiplexer 332 is set to 0 so that at the end of each instruction, PC is clocked and the program counter increments. PROG_ADDR, the address in program space, is equal to the PC value.

When a branch instruction is executed, if BRANCH_TRUE is high (output by the condition logic 334), multiplexer 332 is switched to 0 so as to load a new PC value from ALU output. Otherwise, the PC increments, as normal. BRANCH_TRUE checks the branch condition by reference to the appropriate flag bits, using a multiplexer which is hard wired to the appropriate instruction code bits.

30

Oτ

and X relative, and selects 1 for Direct and Indexed Y. 328 selects its input 0 for immediate modes PC relative extended value specified in the instruction. Multiplexer register/value (inputs 0 to 3 respectively) to the sign and Indexed Y. Multiplexer 324 is set to add the correct them. The four modes are Direct, PC relative, X relative data addressing modes and the same hardware to generate one of four addressing modes. These are similar to the The branch address (new PC value) can be specified using

Note that the PC value used for PC relative addressing

register). subroutines (as the return address is stored in the X ST One use of the Relative X mode is to return from processor does not pre-increment the program counter. is that of the branch instruction itself, as the

can be loaded into PC. 20 is set to 'B' and the value routed through to E where it The new PC value is presented on the ALU B path. The ALU

Branch to Subroutine Instruction: BSR

is used only for this instruction. the new PC value of the branch address. Multiplexer 320 30 into X whilst the main ALU pathway is used to transfer X register which allows the incremented PC to be loaded py the 1 input of the multiplexer 320 on the input to the (return address is the current PC + 1). This is achieved that the return address is stored in the X register 52 BSR is identical to the unconditional branch BRA, except

Shift Instructions: SAL, SCL, SAR, SCR

The shift instructions operate on the combined AL/AH 32

10

20 .

25

register 'A' and are performed entirely locally to the shift/load logic 312 - the ALU is not involved. This allows the shift operations to be performed over the full 32-bit A register, while the ALU retains is compact, 16-bit size. Shifts are performed by successive one bit shifting in this embodiment requiring simply 32 three-way multiplexers, to give left shift, no shift or right shift per bit. Six different operations are possible, the appropriate one being selected by the control unit 300 in accordance with the current instruction: (1,2) load AH or AL directly with no shift; (3) shift AH and AL left; (4) load AH while shifting left; (5) shift AH and AL right; and (6) load AH while shifting right.

The number of bit positions to shift is specified as a memory/immediate value to the instruction. This is read off from the ALU B path by the control architecture and used to generate the appropriate number of cycles. Each cycle then shifts by one bit left or right.

In the conditioning logic 334, the SHIFT_IN value is selected to allow the carry flag C to be shifted in for SCL/SCR shifts, zero to be shifted in for SAL, and the current sign bit (AH bit 15) to be shifted in (extended) for SAR.SHIFT_OUT, the bit shifted out of A is loaded into the carry flag C with each bit shifted.

Multiply Instruction: MULT

Multiply is performed by repeated shift and add and takes 16 cycles. The algorithm uses a combination of the ALU 302 and the shift/load logic 312, shown schematically in Fig. 4A for one cycle. The shift/load block 312 is multiplexer controlled by the instruction decoder and, during MULT, by the current lowest bit A[0] in the A

i dot ota:	
_U.JA (*) bbs	
If $Y[0] == 1$ fyen	
QQA =	
Repear 16 times If last time round loop then op = SUBTRACT else op	ST
concatenation.	
concatenation of AH and AL. {} indicates bit	
In pseudo code, the algorithm is as follows. A is the	οτ
гуе југ сусте.	
shown by the asterisk (*), the ALU 302 executes an addition for the first 15 cycles, but a subtraction in	
	S
register. One of the operands is the initial value of AL, the other is a memory/immediate value presented on	
20	

-- shift right

В

shift right {[1:18]A,[18]A} =:[0:18]A extend ubṛs--A[31:0]:= {ALU_S,A[31:1]} 20

when A[0]=0) or to load AH and shift right shifting in logic 312 accordingly, either to sign extend shift right control architecture. This then sets the shift/load architecture according to the cycle). A[0] is fed to the ("op" is either "plus" or "minus", set by the control The ALU calculates A[31:15] "op" ALU_B on each cycle

.(I==[0]A) S gail ngis UIA

puə

i bna

52

32

Divide Instruction: DIV

Divide is performed by repeated subtraction and takes 16 cycles. Again, the algorithm uses a combination of the ALU 302 and the shift/load logic 312, as shown schematically in Fig. 4B. The dividend is the initial value of AH,AL, the divisor is a memory/immediate value presented on ALU input B and the result and remainder are generated in AH,AL. The pseudo-code for DIV is:

10

20

25

5

Repeat 16 times

end

The ALU calculates A[31:15] minus ALU_B on each cycle, and according to the value of ALU_CN, the control architecture sets the shift/load logic 312 either to shift left (when ALU_CN = 0) or to load AH and shift left (when ALU_CN = 1).

SIF cycles

There are four cases of SIF cycles: memory read, memory write, register read and register write. These will be described more generally later, with reference to the generalised embodiment if Fig. 7. Briefly, and with reference to Fig. 3, SIF memory read cycles set multiplexer 326 to the SIF address and load the result

directly and in parallel from the DATA bus into the SIF DATA register 342.

SIF memory write cycles set multiplexer 326 to the SIF address and write directly from the SIF DATA register 342 to the DATA bus via the SIF WRITE tri-state buffer 346.

intermediate. The register to be read is selected using intermediate. The register to be read is selected using multiplexers 320 and 322. This can be AH, AL, X, Y, PC, tlags or the current instruction. This value is enabled onto the DATA bus via tri-state buffer 335 and from there to the SIF_DATA register 342 as if it were a memory read. Note that the top 2 bits of the current instruction are for any SIF read operation. These bits are only of interest when reading from the current instruction, for any SIF read operation. These bits are only of interest when reading from the current instruction, interest when reading from the current instruction, wide, the DATA bus alone can only be used to carry the wide, the DATA bus alone can only be used to carry the

SIF register write cycles again use the DATA bus as an intermediate. The value to be written is gated onto DATA via SIF WRITE tri-state buffer 346 and from there through the ALU on the B path. ALU output E can then be loaded

PIN DESCRIPTION.

lowest sixteen bits.

20

30 The following provides a complete and detailed description of the function of each of the "pins" of the processor core. As shown in the basic arrangement of Pig. 1, some of these pins are connected to physical pins of the integrated circuit (ASIC), while most are of the integrated circuit. In connected only internally of the integrated circuit. In

the following description of pin functions, the pin name and a pin type input, output or bi-directional (tristate) is presented. The functions and operations of the pin are then described.

5

1 11.

Figs. 5A to 5G of the drawings are presented to illustrate the waveforms present on the pins, as described below.

10 RST (input) - Asynchronous reset. Resets processor to known state.

Registers and flags	0
Sleep state	Awake
Run/Stop state	Run
SIF cycle	None pending

15

20

25

30

On releasing RST the processor will start executing code from address 0. The internal reset signal is held active until a falling clock edge after RST is released to ensure a clean restart.

PCLK(input) - Processor clock. As shown in Fig. 5A, each processor cycle requires 4 PCLK clocks. Both edges of the clock are used. Cycles always start on a rising clock edge and comprise this and the following 7 clock edges. The edges are referred to as clock 0 through clock 7 and the parts of the cycle are numbered according to the clock they follow. PCLK may be stopped and restarted at will to switch the processor on and off. Note that output signals will freeze in whatever state they were in and that the processor will not be sensitive to any input signals except RST whilst the clock is stopped.

_			
q	8		
pι	ĮŢ		

20

ST

OI

ς

The processor immediately takes over holding STOPB low pulling STOPB low externally during a rising PCLK edge. preakpoint. The processor can be manually stopped by icates to the outside world that the processor has hit instruction, it drives STOPB low and stops. 30 As shown in Fig. 5C, when the processor executes the BRK

> normally high.

STOPB is open-drain with an internal pullup and is

top level state above whether it is asleep or awake. The processor is either running or stopped. This is a 52

level behaviour. as shown. The description that follows describes the pin brought out to outside pins STOPB and RUN STEP via pads tor use by the application. These signals must be facility. This is intended only for debugging and is not Processor start/stop, breakpoint and single step debug

STOPE OUT (output), STOPE IN (input), RUN STEP (input) -

behaves just like a NOP. Note that if WAKE UP is held at 1, SLEEP cacje, the PCLK rising edge where the 1 is detected is following SLEEP when a 1 is detected. In terms of the processor wakes up and restarts with the instruction is then sampled on the rising edge of every PCLK and the minimised and the power consumption is very low. WAKE_UP instruction it goes into a sleep mode where activity is syown in Fig. 5B, when the processor executes the SLEEP MYKE OF (input) - Wakes the processor from sleep. As

in a single cycle. . reset for all time. Most processor instructions execute idle. The phase of cycles is therefore not fixed from The 4 clock sequencer is disabled when the processor is and will stop at the end of the current instruction.

RUN_STEP is an input with a built-in pullup. As shown in Fig. 5D, when high, it forces the processor into the run state. RUN_STEP over-rides STOPB, so that if it is held high, the processor will run continually ignoring In normal use, the pin breakpoints and stop requests. should be allowed to pull itself into this condition. For debug, RUN_STEP should be normally low. Breakpoints are then enabled. Note that this means that strategic breakpoints can be left in the final code and enabled by control of RUN_STEP. This is a powerful tool for test and verification purposes. RUN_STEP is then taken high for one clock to restart the processor.

15

5

10

As shown in Fig. 5E, single stepping requires control of both STOPB & RUN_STEP (illustrated for single cycle instruction):

20	(2) (3) (4)	Take RUN_STEP high Wait until STOPB rises Take RUN_STEP low and drive STOPB low. Wait ≥ 1 clock
	(5)	Release STOPB

25

30

PROG ADDR (output), PROG CLK (output), INSTRN (input) -Unclocked or clocked Program space memory interface. ROMs can be used. PC is the instruction address (16 bits). As shown in the Fig. 5F waveforms PROG_CLK is the clock for clocked ROM (active rising edge) and INSTRN is the instruction data (18 bits).

For multi-cycle instructions, PROG_CLK rises on the first cycle, stays high from intermediate cycles and falls on 35

E8\$60/96 OM **bCL\CB62\07783**

. 59

the last cycle. PC changes only on the last cycle.

ns of the Fig. 5G.	MAVETOIT
bidirectional data bus (16 bits). See the	10 is the
lso acts as a clock for clocked memory and DATA	мутсу вј
space from SIF writes, DATA_CLK is a cycle strobe	шешоту s
ine, LIM_WRITEB allows protection of parts of the	zeject j
the address (16 bits). R_WB is the read/write	ai ADDA
ce. Unclocked or clocked memory can be used.	5 interfac
), DATA (bidirectional) - Data space memory	(andano)
WB (output), LIM WRITEB (output), DATA CLK	ADDR, F

etc will stay valid from the first cycle to the last intermediate cycles and go low on the last cycle. ADDR DATA_CLK will go high on the first cycle, stay high for DATA_CLK will stay low. For multi-cycle instructions, If an instruction does not require a memory cycle,

cycle. ST

accidental damage. Other devices may be written from the necessary for protecting some applications against 52 writes to the decoded device from the SIF. Including this signal in an address decode prevents user (as opposed to in debug with the processor stopped). to memory is requested from the SIF in normal operation LIM_WRITEB is normally high. It goes low when a write 20

SIF, allowing for instance communication between the ASIC

out as a specific pin or included in an XOR tree which processor operation for IC test. It is either brought output bus which can be used to give visibility of TEST OUT (output) - IC test output. An XOR of the ALU 30 and a general purpose microcontroller.

is externally visible.

35

35

SER IN (input), SER OUT (output), SER CLK (input), SER LOADB OUT (output), SER LOADB IN (input) - Serial interface (SIF). These signals are brought to outside pins SER_IN, SER_OUT, SER_CLK and SER_LOADB via pads as shown. The description that follows describes the pin level behaviour.

The SIF provides a method for transferring data serially into and out-of a device, by means of a shift register in the device. The present processor uses a SIF shift register length of 36 bits. The data input to the shift register is SER_IN and the data output SER_OUT. SER_CLK is the clock. Data is clocked into the shift register on the negative edge, and out on the positive edge.

SER_CLK is completely asynchronous to the processor clock and can be faster or slower than it if required. Data is clocked in and out MSB first. SER_LOADB is used to co-ordinate transfers via the shift register.

The serial interface allows (1) the program space to be read, (2) the data space to be read and written and (3) the processor registers to be read and written. In normal running, SIF transfers are only carried out when a SIF instruction is executed. When the processor is asleep or stopped, SIF transfers are carried out immediately, starting the cycle engine for one cycle to perform the transfer. In normal running, the registers and limited data space areas cannot be written. In stopped state the registers and the full data space be written to.

SER_LOADB is an open-drain output with an internal pullup. To perform a cycle, the shift register is loaded and SER_LOADB pulled low for ≥ 1 clock. The process detects the transfer request and holds SER_LOADB low

.ltself.

sddress:

pA the processor. 5 SEE LOADE is low to allow the shift register to be loaded either side of the interface. SER_CLK must be low when system is robust and places no timing constraints on

28

nutil the cycle has been completed.

. .0 as 01 below. The SLEEP bit is read only. Undefined bits read operation of the SIF will be described in more detail Fig. 6 shows the SIF shift register arrangement. аць

allows just 'l's to be shifted into SER_IN as the data SI specifically setting up an address. The definition and increment PC. This allows sequential reads without Program space read operations, read from the PC address

is read out to repeat.

NOTES

view it will seem that full range literals are available. the value stored in data ROM. From the user point of automatically implemented as direct by the assembler with 20 Literals which are outside the range -512..+511 can be

relative branch, PC points to the branch instruction in address space are available. When executing a PC user point of view it will seem that branches to anywhere assembler with the offset stored in data ROM. From the can be automatically implemented as direct by the Branch targets which are outside the PC relative range 52

Subroutine calls use the X register for the return

32

Lira handshake

10

15

20

25

	BSR	fred	; Branch to subroutine with BSR ; Subroutine
fred	BRA	0,X	; Return with BRA

If the subroutine itself calls a subroutine or otherwise uses X, it must be saved in memory and restored before exit. Conditional returns can be implemented by using BCC instead of BRA. Multiple exit points can be implemented by returning to 0,X or 1,X etc.

Addition and subtraction operations work on signed or unsigned, integer or fractional values. ADD, ADDC and NADD treat C as a carry. SUB, SUBC and CMP treat C as a borrow. ADDC and SUBC facilitate straightforward multi-precision arithmetic. The S flag applies to operations on signed values and gives the true sign of the result, independent of overflow into the MSB. It is calculated as N^V and is especially useful for CMP where it indicates signed "less than" (N only indicates this over a limited operand range).

MULTiply is signed. Integer and fractional multiplies are implemented as follows ("&" is the assembler macro parameter substitution operator):

	Don't		
IMULT data	; Multiply integers AL * data. Result		
· ·	in A		
1	LD AH,#0		
	MULT &data		
ļ			
FMULT data	; Multiply fractionals AL * data.		
	Result in A		
l l	LD AH,#0		
I I .	MULT &data		
11	SAL #1		
	JAD		

SI

OI

bCL\CB62\03783

precipitate overflow. fractional divided by 215, and Integer multiply never overflows, even if AH is non-zero

when multiplying -1.0 by -1.0. AH adds to the result as to add to the result. Fractional multiply only overflows

Unsigned integer multiply is implemented by a macro:

AH, £data	ADD			
7+\$	Bbr	. 8		
Qməəsi g	TST			
AH, @&temp	QQA			
7+\$	Bbr ·			
£data	TST			
g data	TUUM		•	
AL, 64 temp	TS			
AH, #zero	rD			
beilqqua ed taum tadt no.	; locati			
s a workspace RAM				
tā. Result in A	sb bas ;			
oly unsigned integers AL	; Multip	qmət	data	TIUMIU

However, if the code of UIMULT is used without zeroing

. (sign extended). AH it does not provide an unsigned multiply/accumulate,

implemented by macros in the assembler as follows: be zero). Positive integer and fractional divides are DIVide is signed, positive only (MSB of A and data must

; Divide +ve fractionals A ÷ data ; Result in AL, rounding bit ; AH[15] DIV £data	PFDIV data
; Divide +ve integers A ÷ data. ; Result in AL, remainder in ; AH[15:1], AH[0]=0 SAL #1 DIV &data	PIDIV data

Note that A is a long integer or a double precision fractional in the above. IDIV and FDIV will overflow if AH \geq data. No indication of overflow is provided.

To implement a full signed divide, the operands must be made positive before the divide and the result corrected afterwards.

Shifts can be from 0 to 15 bits. A 0 bit shift leaves

10 A unchanged and sets C as if a 1 bit shift had been performed. This can be used to get the top or bottom bit of A into C.

Some other instructions common on other processors are implemented as macros:

CLC	; Clear carry bit. Note affects S,N,Z ADD AL,#0	
SEC	; Set carry bit. Note affects S,N,Z NADD AL,#-1 XOR AL,#H'FFFF	
NEG reg	; Negate reg. C is set as carry. NEG ; instrn often sets as borrow NADD & reg,#0	
NEGA	; Negate 32 bit A register. Note C set; as carry XOR AL, #H'FFFF NADD AL, #0 ADDC AH, #0	
RTS	; Return from subroutine BRA 0,X	

20

Branch instructions for the full range of signed and unsigned comparisons are implemented as macros:

e e e e

15

20

BHI branch_addr	; Branch higher (unsigned) BCS &skip BNE &branch_addr &skip:
BHS branch_addr	; Branch higher or same (unsigned) BCC &branch_addr
BLO branch_addr	; Branch lower (unsigned) BCS &branch_addr
BLS branch_addr	; Branch lower or same (unsigned) BCS &branch_addr BEQ &branch_addr
BGT branch_addr	; Branch less than (signed) BLT &skip BNE &branch_addr &skip:
BGE branch_addr	; Branch greater or equal (signed) BLT &skip BRA &branch_addr &skip:
BLE branch_addr	; Branch less than or equal BLT &branch_addr BEQ &branch_addr

10 The primitives BLT, BEQ and BNE complete the set.

It is best to avoid using manual PC relative branch (e.g. BRA \$+1). These will not work correctly in the multiple instruction macros above and in general make assumptions about instruction lengths which can cause problems when branching over macros.

BRK, if it causes the processor to stop, leaves PC pointing at the BRK instruction. If it is over-ridden by the external signal RUN_STEP, BRK behaves as a NOP.

50

OT.

PRINT is a debugging aid. It is a NOP as far as the processor is concerned but is detected by a gate level model debugger and a simulator and, if enabled, will register. The immediate value can be used to indicate register. The immediate value can be used to indicate register in the program. The register value may or may not indicate some useful result.

Multi-word variables can be stored in memory MS word first, as a convention. There is nothing in the instruction set to define an order. The following code fragment shows a multi-precision subtract:

LD AL, @(varl+1); Subtract varl - var2

SUBC AH, @var2 ; result. Z set on MS word only

SUBC AH, @var2 ; result. Z set on MS word only

The Y register can be used as a software controlled stack pointer. The mnemonic "SP" is recognised in place of Y lowest used memory word in the stack. The following illustrates the use of Y for storing the return address and local variables for a subroutine:

fred_s ENDS

10 fred_s STRUC

10 fred_s STRUC

10 fred_s STRUC

10 fred_s LABEL

30

	ST	x,@(-1,SP)	; Store return address
·	SUB	Y,#(LENGTH fred_s +1)	; Allocate space
- 9		*** * * * * * * * * * * * * * * * * *	
	•••	@(.varl,SP)	; Local variable address
5			
	ADD	Y, #LENGTH fred_s + 1)	; Return space
	BRA	@(-1,SP)	; Return directly from stack

Note the convention of storing the return address first on the stack.

CONSTRUCTION AND OPERATION OF THE SERIAL INTERFACE (SIF)

As described above with reference to Figs. 1 to 6, the serial interface (SIF) operates to allow external access to the memory spaces and registers of the processor via the external pins of the integrated circuit. Fig. 7 shows one practical implementation. The processor in Fig. 7 may be the same as that of Figs. 1 to 6, but could equally be of an entirely different design.

The main part of the processor is illustrated at 500, and is shown schematically connected to the program memory 104, and the data memory and I/O - 106, 108, 110. Within the main part of the processor core, an instruction latch 502 receives program instruction words from the program memory 104, which are decoded by a control section 504 of the processor. The registers of the processor are shown at 506. The arithmetic and logic unit (ALU) and other functional units of the processor core are grouped schematically in a block 508. A data bus of the

description.

35

30

52

50

SI

0 T

to the instruction set, data architecture and pin to implement the functionality detailed above in relation implemented using conventional techniques, for example various elements 502 to 510, which can readily be detail the data paths and control lines between the processor is shown at 510; Fig. 7 does not show in any

processor may be implemented as a single functional unit, while in practice the control units 504 and 514 of the and the fourth control line of the interface (SER_LOADB), block 514 is shown associated with the shift register 512 and/or into the chip (SER_IN). An interface control Trom the shift register 512 out of the chip (SER_OUT) clock signal SER_CLK, one bit at a time can be shifted as shown in Fig. 6. In response to the serial interface field, read/write field and address space field which are embodied at 512 and features the data field, address The serial interface shift register is physically

line SIF_CYC is driven by the control and instruction is controlled appropriately. In particular, a control shift register 512 (SIF R_WB) when the multiplexer 516 data memory can be derived from the relevant bit of the Similarly, the read/write control bit for the is contained within the interface register 512 (SIF address applied to the memory can instead be that which provided in these address and control lines, so that the However, a multiplexer 516 Description above. processor core 500, for example as described in the Pin WB') by the normal functional elements 504, 508 of the memory 106, 108, 110 are primarily supplied (ADDR', R The address and read/write signals applied to the data

or further sub-divided as desired.

decoding section 504 of the processor, so that the

PCT/GB95/02283

multiplexer is activated in this way during the cycle of execution of the special SIF instruction, assuming that the bit SIF_A_SPACE indicates that the data address space is to be accessed in a given SIF operation.

5

10

35

Similarly, a multiplexer 518 and tri-state buffer 520 are driven to cause the data bits of the shift register 512 to be written from or written to the data bus 510, during a SIF write or SIF read operation, respectively. The main part of the processor core 500 ignores the data present on the data bus 510 during the execution cycle of a SIF instruction.

For the case where access to the registers or program memory space of the processor is desired through the 15 serial interface SIF, as indicated by the bit SIF_A_SPACE of the word loaded into the shift register 512, the multiplexer 518, a tri-state buffer 522 and a bidirectional selection circuit 524 provide access between the data bits of the shift register 512 and the internal 20 registers 502, 506 of the processor core 500. selection circuit 524 is controlled by the lower 4 bits SIF_ADDR[3:0] of the address field within the shift register 512, as detailed in Fig. 6. Therefore, during a SIF instruction execution cycle, any of the registers 25 PC, F (flags), AH, AL, X or Y can be read or written, or the currently addressed location of the program memory 104 can be read via the instruction latch 502. described already, the program counter value stored in register PC can be incremented automatically to allow 30 sequential access to a range of locations in the program memory 104, when the debug mode is activated. practice, the selection circuit 524 and multiplexer 518

may readily be combined with existing data path selection components of the processor core 500, to achieve a very

30

52

20

SI

OT

•

compact circuit.

The particular mode of handshaking between the chip (ASIC) and the external apparatus is explained in the Pin Description above, but will now be further illustrated with reference to Figs. 8 and 9. In the left hand flow external apparatus wishing to write a data value into a location within the storage space of the integrated circuit begin at 600. At 602, while the fourth wire circuit begin at 600. At 602, while the data line ser LOADB remains high (passive state), the data line circuit begin at 600. At 602, while the fourth wire structuit begin at 600. At 602, while the fourth wire circuit begin at 600. At 602, while the data line of remains high (passive state), the data line ser in foot the shift register 512 with the ASIC. A matching shift register will typically be provided within the external apparatus for this purpose.

When the shift register on chip contains a complete SIF instruction word, the external apparatus (step 604) sets the fourth wire SER_LOADB to an active value (0) for a long enough time (one clock cycle or more) that the SIF control circuit 514 within the ASIC can recognise that apparatus then releases the fourth wire at step 606, and then (step 608) watches the fourth wire to see whether it is being held active (0) by the ASIC. Only when the fourth wire returns to the passive state (1) or whether it is being held active (0) by the ASIC. Only when the fourth wire returns to the passive state (1) or whether it is being held active (0) by the ASIC. Only when the fourth wire returns to one complete (610).

Referring now to Fig. 9, the operations within the ASIC in relation to the serial interface begin at 700. At 702, the fourth wire SER LOADB of the interface is monitored by the SIF control unit 514 of the ASIC, until it is seen to enter the active state. At 704, the ASIC it is seen to enter the active state. At 704, the ASIC immediately actively holds the fourth wire in the active

10

15

state. At 706, the command which has been loaded into the register 512 of the interface is processed during the next available SIF instruction cycle. When a write instruction is indicated by the bit SIF_R_WB in the register, this causes the DATA field to be written into the storage location of the ASIC determined by the fields In the case of a read SIF_A_SPACE and SIF_ADDR. operation, the DATA bits of the register 512 are loaded with data read from that location. Only after the SIF operation has been processed within the ASIC does the control circuit 514 release the fourth wire of the interface (step 708). This is to inform the external apparatus that the write operation is completed, or that the information to be read can be clocked out of the serial interface now.

It is not guaranteed, however, that the external apparatus will already have released the fourth wire (step 606), and a loop is implemented at step 710 to monitor the state of the fourth wire. Only when this wire is seen to go high again does control return to step 702. In this way, repeated SIF instructions are not implemented merely because the external apparatus is very slow to release the fourth wire.

25

30

35

20

Returning to Fig. 8, the right hand flow chart beginning at step 620 illustrates the SIF read operation. Steps 622 to 628 are the same as corresponding steps 602 to 608 of the SIF write operation, except that at step 622, no data needs to be clocked into the shift register 512 of the ASIC, saving time. Also, of course, the bit SIF_R WB is set to indicate read instead of write. After it has been detected at step 628 that both the external apparatus and the ASIC have released the fourth wire (SER LOADB = 1) the data read from the desired address or

MO 96/09583 FCL/CB95/05783

38

register within the ASIC is present in the DATA bits of the shift register 512, and is clocked out of the shift register into the external apparatus in step 630.

Double broken lines in Fig. 6 connect step 630 with step 602 or 622 to illustrate that, if desired, successive SIF operations can be pipelined by performing the step 630 of reading the shift register 512 simultaneously with the step 602 or 622 of loading the register 512, using the data input and output wires SER_IN and SER_OUT in parallel.

POWER SAVING FEATURES

processor throughout the instruction cycle. 30 propagate far within the combinational circuitry of the therefore cannot cause superfluous transitions to arising at the inputs of each stage before that time have settled to a meaningful value. Transient states control lines which form inputs to the relevant stage 52 state of the clock within the cycle, when all data and states, SO-S7, the latches are clocked only at a given instruction cycle subdivided into a number of 'clock example the arithmetic and logic unit (ALU). Within each within long combinational logic data paths including for 20 power" designs, by interposing latches at various stages is greatly reduced, even compared with conventional "lowthe processor described above overall power dissipation dissipation arises only during signal transitions. In In a static CMOS or similar circuit implementation, power ST

In the example processor of Figs. 1 to 6, for example, such latches are provided for examples on the current instruction (INSTRN), to isolate the decoder from ripple on the instruction bus. There are also latches on the

PCT/GB95/02283

5

10

15

ALU inputs A, B and CO, and also on the control lines from the instruction decoder 300. In addition to power saving in this way, these and further latches may be used to latch external inputs and to protect against "clock skew"-at various points.

Referring again to Fig. 3, it is also a power saving feature of the present processor design that most parts of the data architecture have dedicated data buses, rather than a shared data bus. The DATA bus which leaves the processor core and which is also connected to the SIF register is an exception, in that it is driven by logic with tri-state output buffers 345, 346 etc. However, as described above, the output E of the ALU 302 is connected by dedicated pathways to the registers 304 to 310, and the outputs of these registers are similarly connected to the inputs of the ALU by dedicated pathways and multiplexers 320 to 328.

- 20 Compared with conventional processor designs in which all such elements are interconnected by means of shared data buses, the present processor design has eliminated many tri-state buffers that would otherwise be required at the outputs of the ALU and registers to drive a common data bus. Also, each dedicated data path has a lower capacitance than the conventional shared bus, with the end result that the power consumption of the processor core is lower.
- Fig. 10 shows schematically circuitry implemented for monitoring wake up signals during the SLEEP or STOPPED states of the processor. In these states, the main functional elements of the processor are not clocked by the usual high frequency clock signal (PCLK in this embodiment), to reduce power dissipation in those

circuits. On the other hand, external inputs must be monitored to cause the clock signal to be applied once more to these parts. In the present embodiment, signals and also the SER_LOADB_IN. Any of these may require the processor to perform at least one cycle of operation. In an alternative processor embodiment, external signals indicating interrupt requests may typically need similar monitoring.

οτ

ς

Fig. 10 shows the main high frequency clock signal PCLK input to the processor core. This is gated at 800 with a clock enable signal CENFF to generate an internal clock is driven by PCLKI, so that when CENFF is low, the main processor circuitry is not running and power dissipation processor circuitry is not running and power dissipation is reduced. A trigger circuit 812, however, is processor circuitry is not running and power dissipation circuit 812 receives an asynchronous clock enable signal PCENFF which is applied to the gate 800.

20

ST

Different external signal lines EXT1, EXT2 etc. are to be monitored, and each has its own flip flop 808, 810 signals CEN1, CEN2, from which an OR gate 902 generates signals can XOR gate 804, 806 produce individual clock enable signals can also produce individual clock enable signals can also produce individual clock enable signals can also produce individual clock enable signals. The

.

52

30

In operation, flip flop 808 has a D input monitoring the external signal EXT1, but is clocked only by the internal clock signal PCLKI (output of gate 800). Therefore, when the processor is stopped or sleeping, the Q output of flip flop 808 carries a signal EXTIFF which is a state of the EXT1 signal, memorised from the last time that the

1 1 1 44 to

processor was running. At the same time, there is no power dissipation in the flip flop 808. The XOR gate 804 compares the actual input signal EXT1 with EXT1FF, and generates the individual wake up signal CEN=1 as soon as there is any change in the external signal EXT1 relative to EXT1FF. By the operation of OR gate 802, CEN goes high, and the trigger circuit 812 sets CENFF high, enabling the internal clock PCLKI for the entire processor. At this point, the present state of signal EXT1 becomes latched also as EXT1FF, so that the CEN1 signal itself disappears.

A similar operation is provided in relation to input EXT2 by the XOR gate 806 and the flip flop 810. Any number of such inputs can be provided, with the same or different monitoring circuitry.

Compared with a circuit in which, for example, each individual flip flop 808, 810 is clocked by the running clock PCLK to generate a synchronous clock enabled 20 signal, the present arrangement achieves a reduced power dissipation in the sleeping or stopped state. Only the clock input of a single flip flop within the trigger circuit 812, in addition to the input of the gate 800, need to be continuously supplied with the running clock 25 PCLK, no matter how many inputs are being monitored. enter the sleep or stopped state, a clock disable signal CDIS from elsewhere in the control logic of the processor is applied to the trigger circuit 812, which sets CENFF low and so disables the internal clock PCLKI. 30

APPLICATION EXAMPLE - DOMESTIC GAS METER

WO-A1-95/04258 describes an ultrasonic domestic gas meter apparatus, which measures gas velocity by a "time of

30

52

20

SI

0 T

flight" principle. To be successful as a domestic gas meter, such a product must be designed for a world market and have different versions conforming to several national standards. It should be powered by batteries which will last more than ten years, even in a wide range of hot, cold, dry and damp environments.

flowed is updated. seconds, and the accumulated volume of gas which has Such readings are taken every few signal processing. to calculate the gas velocity but only with sophisticated flight upstream. From this information it is possible flight downstream will become shorter than the time of same. However, as the gas flow increases, the time of If the gas velocity is zero, both readings will be the transducer, and the time of flight is again measured. downstream transducer sends the pulse to the upstream pulse is measured with very high precision. downstream transducer, and the time of flight for this transducer sensor sends an ultrasound pulse to the meter, the other downstream. In operation, the upstream transducer is installed upstream of the gas flow in the both to transmit and receive ultrasonic pulses. One two ultrasonic transducers of the gas flow meter are used are described in more detail in WO-Al-95/04258. Briefly, meter, and the measurement algorithms to be implemented The principles of operation of the ultrasonic gas flow

The signal processing electronics of the gas meter are therefore required to drive and receive signals from an ultrasonic transducer, to make very accurate time and voltage measurements, to perform sophisticated signal processing and yet be flexible enough to pass the requirements of several national standards. At the same time, the circuitry should run at a very low voltage,

PCT/GB95/02283

5

10

have a very low average current consumption, have a very good long term reliability and very low unit cost when manufactured in high volume.

Nowadays an ASIC (custom IC chip) solution might adopted to implement a specialised naturally be instrument of this type, and CMOS ASIC processes in particular are known to provide many advantages such as low cost and low power consumption. The use of this technology enables the development for example of custom analog cells to drive and receive signals from the ultrasonic transducers.

However, the extreme low power consumption desired in the this example product can only be obtained when the program controlled processor which implements the signal processing and control functions is also integrated, with its program store, on the same chip. Also, having the processor on-chip would reduce interference emissions and reduce susceptibility to interference from outside. Aside from the obvious benefits of compliance with EMC regulations with less shielding, higher emissions within the product would impair the accuracy of the measurement electronics.

25

30

20

Unfortunately, as mentioned in the introductory part of this application, conventional processor designs tend to be too expensive in terms of chip area, and/or are not powerful enough per instruction for arithmetic-intensive Large circuit size and high processor applications. clock speed will only increase the power consumption. The problem of verification of the design also arises when all components and the control program are fixed in the chip hardware, and when the program implements real-35 time operations. It will not normally be possible with

bCL/CB92/07783

52

02

ST

be necessary in the future. explicit provision for any product modifications that may Finally, when the design is completed, it must contain design and programming to commit both to hardware. conventional designs to be sufficiently confident in the

The novel processor design described above largely

design "library", to be incorporated in a wide range of interface can be provided as one or two cells in an ASIC overcomes these drawbacks, while the processor and serial

0 T

These last two components communicate with ASIC 1100 via erasable, programmable non-volatile memory (EEPROM) 1116. cost microprocessor chip 1114 and some electrically a small liquid crystal display Ill2, a conventional low transducers 1106 and 1108, a 3 volt Lithium battery 1110, printed circuit board 1105 are connections for ultrasonic switches and digital-to-analog converters: On the same analog circuitry 1104, including transducer drivers, processing and control functions and also specialised includes specialised digital circuitry 1102 for signal 104, data ROM 106 and data RAM 108. ASIC 1100 also 1. The ASIC includes processor core 100, program memory ll00 includes a data processor of the type shown in Fig. electronics for such a gas meter in which a CMOS ASIC Fig. 11 shows schematically the arrangement of the

provides integrated hardware for the high speed and 35 power consumption. Also, the digital circuitry 1102 allow the algorithms to be implemented with a minimum of arithmetic functions with the 32 bit accumulator register In performing signal processing, the powerful 16 bit 30

the serial interface (SIF) 1118, which also provides a

test port 1120 for the gas meter electronics.

PCT/GB95/02283

5

10

30

35

repetitive processing of data from the analog circuity 1104.

Reliable running at very low voltage, for example outside in very cold weather at the end of the life of the Lithium battery 1110, is more readily achieved with an integrated solution, since the entire ASIC design can be characterised for low voltages which would not be possible using various standard components. Average power consumption is reduced greatly by giving the ASIC 1100 control over the power supplies to the components 1112 to 1116. The processor core consumes very low power when it is in the sleeping state, and zero power when the clock signal PCLK is stopped. Simple timing circuitry on the ASIC can be provided to start the processor clock 15 only intermittently, when measurements are required to be taken, and the processor 100 when running can take further control of the other circuity of the ASIC 1100 and the printed circuit board 1105, activating only those circuits which are required at a given time. The power 20 consumption of the processor is very low even when it is running, due to various features mentioned above. Furthermore, because the arithmetic instructions are powerful for the size of the processor, the processor does not need to execute so many instructions for a given 25 calculation.

To maintain economies of scale while providing a domestic gas meter that can meet different national standards and allow several product variants, the ASIC 1100 (including its stored program) should be the same for all such This would not be achieved readily in variants. conventional microprocessor architecture, but in the present example the difference between the products is implemented in the low cost external microprocessor 1114

development. flexibility for unforeseen modifications in the product will need to have access. Therefore, there is great to which memory locations the external microprocessor benimiateb ed for been fi ,primmarporq bns npiseb DISA design presented herein that, at the time of fixing the necessary. It is an advantage of the serial interface parameters of the measuring process can be changed as write access to the memory space in the ASIC, so that external microprocessor 1114 to have direct read and The serial interface 1118 enables the in the field. requirement comes to light, or even after installation at a much later stage in product development, as each new and the EEPROM 1118. This can be changed (re-programmed)

The novel processor and interface architectures allow "verifiable" design and programming, so that the risk of integration of processor and program ROM on-chip. Flexibility of the design for future product requirements is open, by means of the serial interface.

With regard to cost, the processor core 100 can be very small (only 3000 gates), requiring only about lmm² of silicon. The unit cost of such a silicon area, in volume manufacture, is about £0.15 at the present filing date, but microprocessor for such a low price. Furthermore, by implementing so many components on the ASIC, the product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components in total, giving very low product has very few components.

PCB, assembly and test costs. Reliability is also connections in the design of Fig. 11 is very low.

30

52

20

SI

OI

10

15

25

30

35

FURTHER NOTES

Those skilled in the art will recognise that the detailed implementation of a microprocessor or other circuit embodying any aspect of this invention need not be limited to the examples given above. Of course the details of the instruction set can be changed to suit a given application, the widths of address and data busses, and the widths of various fields in the instruction word of the processor can be changed also. Even at a more general level, the scope of the present invention encompasses many individual functional features and many functional features, sub-combinations of those addition to the complete combination of features provided in the specific embodiment. Whether a given functional feature or sub-combination is applicable in a processor having a different architecture, for example a processor with pipelined instruction decoding and execution, will be readily determined by the person skilled in the art, who will also be able to determine the adaptations or 20 constraints imposed by the changed architecture.

It will also be appreciated, that, whereas the program instructions and initial data for the processor operation are permanently fixed in ROM storage on-chip, embodiments are perfectly feasible for prototyping and/or final production in which the ROM is replaced by E2PROM (electrically erasable programmable read only memory) or one-time-programmable ROM, where the processes used for manufacture (and the costs) will permit.

All or part of the program store may in some cases need If the pin count associated with the to be off-chip. architecture is too high, it may be reduced for example by providing an 8-bit program ROM, and performing

bCL/CB92/05583

30

52

20

SI

0 T

multiple accesses to build up each instruction word.

conrae, the ALU of the present processor could torego the lexis multiply and divide instructions. ΙO in the ALU would typically provide a 32-bit wide ALU or size. A conventional processor having shift functions high signal processing performance and small circuit separately from the 16-bit ALU allows a combination of operations, the provision of the 32-bit shift unit for arithmetic architecture novel трь Concerning

a "barrel shifter" to allow n-bit shifts in a single an n-bit shift, there is also the possibility to include provided in the above embodiment, requiring n cycles for Also, although a single bit shift function has been provided with 16-bit shift functions if desired.

a trade off between desired processing speed and circuit cacle. The choice of 1-bit or n-bit shift circuitry is

and it will also be apparent that the SIF connections and performed by other types of serial or parallel interface, it will be apparent that similar functions can be Concerning the serial interface (SIF) described above, __ əz Ts

or in any way similar to the above described processor. different apparatuses or devices which need not be ASICs protocols can be applied for communication between

example MC68HC11) having an SPI type interface. Another interfaced, for example, to a Motorola processor (for Hitachi. The SIF described above can readily be interface of Motorola Corp., and the SCI interface of $1^{2}C$ 2-wire interface of Philips Electronics NV, the SPI Other standard interfaces well known in the art are the

interface known in the art is the "Microwire" interface 35

35

of National Semiconductor Corp, with particular application to E^2PROM components.

The SIF described above has the advantage of a very simple and robust structure and protocol, with a single master, and can be used in many of the same applications as the known interfaces mentioned above.

Although the Microwire interface defines a simple fixed master and slave relationship, the known interfaces like 10 ${
m I}^2{
m C}$ and Microwire impose fixed word lengths and strict timing constraints on the slave device. The SIF as described herein allows variable word lengths, and each of master and slave can take as long as it needs to This avoids the need to respond to the interface. 15 interrupt the flow of control in the ASIC at short notice, in response to unpredictable external stimuli, thereby simplifying the design and verification of new In particular, the programmer of the ASIC designs. present ASIC can keep track of real time supply by 20 calculation from the clock speed and known instruction In a conventional processor design, execution times. where interrupts may occur in response to external stimuli, the current location in the program is no guide to elapsed real time, and other timer mechanisms, 25 typically implemented by further interrupts, are required to implement real-time dependent operations. Also, since there is no speed constraint, the SIF can be used to read values from any of the memory-mapped I/O devices, which might require a lengthy wait for response from some off-30 chip peripheral (keyboard or sensor).

Fig. 12 shows how it is possible to enable the SIF architecture to allow a microcomputer to address plural slave ASICs, for example by providing a separate "chip

MO 60/06283 BCL/CB62/07783

 $(-\infty)^{-1}(x_0) = (-\infty)^{-1}(x_0)$

TS

inputs of the slaves 1202, 1204 and 1206 respectively. SIF_CSO, SIF_CS1 and SIF_CS2, connected to chip select master 1200 also has individual chip select outputs line SER_LOADB of the earlier described embodiments. The common to all devices, and corresponds to the control directional control line SIF_LOADB is shown connected in .("two es signater in, slave out"). common data line on which data is output by the slaves is shown as SIF_MOSI ("master out, slave in") while the SIF_CLK. The serial data line which inputs to the slaves slaves. The serial databus comprises a common clock line three ASIC devices 1202, 1204 and 1206 are shown as external microprocessor 1200 is shown as master, while In Fig. 12, an bits than necessary to any slave. slave, and the master need not waste time sending more register when only eight bits are ever needed by that Therefore, a slave need not provide a 36-bit shift Jendry, according to need. own word unlike conventional serial buses, each slave is free to then become effectively a serial data bus. select" line CS to each slave. The data and clock lines

In operation, when SIF_CS is low for a given slave ASIC, the SIF_MISO connection of that slave is put into its the SIF_MISO connection of that slave is put into its impedance state using a tri-state buffer, and also the SIF_LOADB output of that slave is put in the high provided (see Fig. 7). In the present embodiment, the provided (see Fig. 7). In the present embodiment, the provided (see Fig. 7). In the present embodiment, the provided (see Fig. 7). In the present embodiment, the data into the shift register of the interface, even when the chip select is low. However, the data output of the slave SIF_MISO is disconnected from the register, so that slave SIF_MISO is disconnected from the register, so that no data will be clocked out.

35

02

ST

0 T

10

15

20

25

30

When the chip select is low, the slave will also ignore SIF_LOADB when it is pulled low by the master, and in particular will not latch SIF_LOADB low and will not queue up a SIF access operation for the next SIF instruction cycle.

When SIF_CS is high for a given slave, however, than the SIF_MISO output is enabled, and the SIF_LOADB output line input/output is enabled in exactly the manner described above with respect to Fig. 7. Extension of the interface handshake mechanism to provide for plural masters is equally feasible, but will not be described herein.

Another possible modification of the SIF described above concerns the SIF read operation. Since no address value the shift register bits be present in SIF_ADDR[15:0] when the value is readout of the ASIC, it possible for example for every SIF read would be operation to provide access not only to the particular memory location requested, but also to supply a fixed set of status values such as the flags register or program These values could be available at little counter PC. extra cost, being loaded into the address field of the interface register at the same time as the data field is loaded, and need not be clocked out by the external device if they are not of interest.

Another feature of the SIF type of interface is that the separate data input and output wires SER_IN and SER_OUT can be used simultaneously to read data from the ASIC and to load another word into the SIF shift register on the ASIC, to set up the next read or write operation. potential for parallel operation of SER_IN and SER_OUT at each cycle of the clock SER_CLK is illustrated by the double broken lines in between the flowchart step 630 and 35

interfaces having a separate data wire for each the step 602 or 622 in Fig 8, and can be applied in other

direction.

An interface of the SIF type can also be employed in an

either chip. then be provided by components internal or external to multiplexer which governs access to the address bus could on different chips. The SIF shift register and the apparatus having memory and CPU (central processing unit)

anyhow widely disparate. two devices wishing to communicate are either unknown or advantageous where the speed and timing capabilities of and is particularly ćYbes, interface 10 the SIF interface circuitry can be applied in a wide scheme of hand-shaking provided by the SER_LOADB line in Similarly, the operation in a single functional unit. 20 testability and off-chip communications for normal architectures. Such a concept can provide both is broadly applicable to a wide range of processor a particular instruction (effectively an NOP instruction) register addressing circuitry for external access during SI rye concept of releasing the memory address bus or instruction set described above, it will be apparent that brocessor иŢ гγe instruction Concerning the SIF

every 128 cycles, in which memory is addressed by the SIF provide a requiar time window, for example one cycle 30 brodrsm the processor sequencing circuitry can simply or a specific SIF instruction code within the stored Also, rather than depending on the presence of stop state

and not by the processor itself.

Alternatively, or in addition, the SIF instruction code

52

OT.

WO 96/09583 PCT/GB95/02283

54

may be replaced by a family of instruction codes, allowing different types of serial interface access. For example, a programmer may be happy to allow SIF read operations more often during the running of the program than SIF write operations. In such a case, separate instructions SIF READ ONLY (allowing the interface only to read from the memory space) and SIF_ALL (allowing both read and write operations) might be defined, for example. Then, if a SIF_WRITE instruction is received via the interface, this will only be processed during the next SIF_ALL cycle, irrespective of how many SIF_READ_ONLY executed in the been cycles may have Similarly, different instructions might be provided to allow access to different parts of the process of address at different times. Of course, for each instruction of this type, it is still the case that the programmer determines only the timing of the memory access, while the specific memory access operation desired is defined by the external apparatus.

20

25

30

15

10

The de-bug control circuitry, featuring the control lines STOPB and RUN_STEP is similarly applicable in a wide range of processor architectures and applications. While control mechanism is particularly useful interface with the serial combination described, these features are also of use independently. The provision of a breakpoint instruction (BRK above) which is conditional on the existence of the de-bug mode is also advantageous in itself, particularly where the microprocessor control program is stored in ROM memory on chip. As described above, the breakpoint instruction BRK can be present in all prototype and final versions of the stored program, but will be effectively ignored by the processor during normal operation.

MO 96/09583 FCL/CB95/07583

55

The SLEEP operation, being defined in the instruction set, also gives the programmer control of the point in program execution at which the SLEEP rate will be commanded trom outside the processor, using the WAKE_UP signal line, it will always be delayed until the processor is at a certain point in the program execution, which allows at a certain point in the program execution, which allows to more verifiable design. Similarly, the processor is always wake up at a known point in the program, which in the prodram, which in the prodram execution, which in always wake up at a known point in the program, which in the prodram, which in this embodiment is the instruction after SLEEP.

The above and other generalisations will be obvious to the skilled reader and are within the scope of the present invention. Although various specific aspects of the invention are defined above and in the attached claims, the applicant reserves the right to claim any novel feature or novel combination of features disclosed explicitly or implicitly herein.

20

SI

WO 96/09583 PCT/GB95/02283

56

CLAIMS

1. A data processing apparatus including a processor constructed to operate under the control of a stored program comprising instructions selected from a predetermined instruction set, wherein an interface is provided to allow an external apparatus to signal a request for communication with the processor, and wherein means are provided to cause the processor to communicate in accordance with such requests only during predetermined periods of time in the execution of the stored program.

5

10

15

- 2. An apparatus according to claim 1 wherein each communication request is interpreted by the processor in accordance with a specific communication instruction loaded into an interface register by the external apparatus.
- 3. An apparatus according to claim 1 or 2, wherein said predetermined periods are defined by the inclusion in the stored program of a generic communication instruction (SIF) of the instruction set, the generic communication instruction having a fixed execution time.
- 25 4. An apparatus according to any of claims 1 to 3, wherein the processor and stored program are provided on a single integrated circuit.
- 5. An apparatus according to any of claims 1 to 4, 30 wherein said interface comprises a serial interface.
 - 6. An apparatus according to claim 5, wherein said serial interface includes separate data lines for input and output of data to the processor and wherein data can be shifted serially into and out of the processor in parallel via said data lines.

to operation of said processor. said data input and output asynchronously with respect interface further includes a clock line for synchronising An apparatus according to claim 5 or 6, wherein said

request for communication by the external apparatus: processor and the external apparatus, such that, in a which can be forced to an active state by either of the wherein the interface provides at least one control line An apparatus according to any of claims 2 to 7,

control of the external apparatus, while the control line into the interface register of the processor, under the specific communication instruction can be loaded

line by the external apparatus, thereby signalling said the active state can then be imposed on the control remains in a passive state,

the processor will detect the active level on the communication request,

said predetermined periods of time, and the communication request is dealt with during one of control line and itself maintain the active level until

is ready to receive a next communication request. the processor will release the control line when it

torced to the active level by the external apparatus. apparatuses for a predetermined time and then again until the control line has been released by both internally from the interface register and processed specific communication instruction will not be read An apparatus as claimed in claim 8 wherein a further

register of the processor during said predetermined time response, said information is loaded into the interface recognised by the processor as requiring information in least for a specific communication instruction which is 10. An apparatus according to claim 8 or 9, wherein, at

35

30

52

20

ST

0T

WO 96/09583 PCT/GB95/02283

period, before the processor releases the control line, whereafter it can be read from the interface register by the external apparatus.

- 5 11. An apparatus according to any of claims 2 to 10, wherein the specific communication instruction is interpreted by hardware of the processor in accordance with pre-determined rules.
- 10 12. An apparatus according to any of claims 2 to 11, further comprising an addressable storage space, wherein at least a first type of specific communication instruction includes an address field interpreted by the processor as indicating a location in said storage space,
- and wherein the processor is responsive to the specific communication instruction during said predetermined time period to allow reading, writing or a selection of the two to be performed between the interface and the specified storage location.

20

30

- 13. An apparatus according to claim 12 wherein said storage space comprises the data space, register space, and/or program memory of the processor.
- 25 14. An apparatus according to claim 13, wherein a memory access interface of the processor includes means (LIM_WRITEB) for distinguishing between memory accesses performed under normal program control and those performed in response to the communication request.
 - 15. An apparatus according to any of claims 12 to 14, wherein a read operation may be performed, wherein an address may be loaded into the address field portion of the interface register to initiate one read operation without loading the entire interface register.

bCL\CB62\07783

register. operation without reading out the entire interface portion of the interface register to complete one read field portion, and wherein data may be read from the data from said storage location, separate from the address interface register includes a data portion for data read wherein a read operation may be performed, wherein said An apparatus according to any of claims 12 to 15,

An apparatus according to any of claims 12 to 16,

operation. ST the interface register to initiate another read an address is being loaded into the address field portion interface register to complete one read operation while wherein data may be read from the data portion of the 0 T

interface register by the external apparatus. specific communication instruction loaded into 20 the processor under control of a selection field in the wherein a reading or writing operation is selected within An apparatus according to any of claims 12 to 17,

requests at any time during said suspended state. communication received processor is responsive to controlled operation is suspended, and wherein the external signals so as to enter a state in which program wherein the processor is responsive to a predetermined 19. An apparatus according to any of claims 1 to 18,

and an interface register which can be loaded with a interface circuitry comprising at least one input line circuitry and said data processing circuitry, the communication between external circuitry enabling or synchronous data processing circuitry and interface 20. A data processing apparatus comprising synchronous

communication word asynchronously with respect to

ς

35

30

PCT/GB95/02283

operation of said data processing circuitry, wherein the data processing circuitry includes a plurality of addressable storage locations, and is responsive to each communication word received in said interface register to perform a memory access operation with an address specified in a predetermined address portion of said interface register.

21. An apparatus according to claim 20, wherein to perform a memory read operation said processing circuitry copies the content of the addressed storage location into a predetermined data portion of said interface register, different to said address portion, for asynchronous readout by said external circuitry.

15

22. An apparatus according to claim 21, wherein an address may be loaded into the address field portion of the interface register to initiate one read operation without loading the entire interface register.

20

23. An apparatus according to claim 21 or 22, wherein data may be read from the data portion of the interface register to complete one read operation without reading out the entire interface register.

25

30

24. An apparatus according to claim 21, 22 or 23, wherein data may be read from the data portion of the interface register to complete one read operation while an address is being loaded into the address field portion of the interface register to initiate another read operation.

whe

25. An apparatus according to any of claims 20 to 24, wherein a reading or writing operation is selected within the processor under control of a selection field in the specific communication instruction loaded into the

30

52

20

SI

interface register by the external apparatus.

26. An apparatus according to any of claims 20 to 25, wherein a memory accesses performed in accordance of the processing circuitry includes means (LIM_WRITEB) for distinguishing between those memory accesses performed in accordance with a communication word and memory accesses performed otherwise under control of the processing circuitry.

10 27. An apparatus according to any of claims 20 to 26, wherein said interface register is a shift register loaded bit-serially under control of said external circuitry.

28. An apparatus according to claim 27, wherein said interface register includes a data portion separate to said address portion, and wherein said address portion is nearer than the data portion to the input end of the abitt register.

29. An apparatus according to claim 28, wherein said shift register further includes a read/write selection portion nearer than the data portion to the input end of

the shift register.

30. An apparatus according to any of claims 20 to 29, wherein the interface register contains more than thirty bits.

The state of the s

31. An apparatus according to any of claims 20 to 30, wherein said processing circuitry operates with and is adapted to perform memory access operations in and is adapted to perform memory access operations in tesponse to communication words only during predetermined time periods.

- 32. An apparatus according to claim 31, wherein said time periods are determined by the inclusion of a generic communication instruction in the stored program.
- 33. A local communication system comprising at least one master apparatus and plural slave apparatuses connected by at least one common serial data writing line, each slave apparatus having an interface shift register for receiving a data word from the master apparatus via the common serial data line, wherein the interface shift registers of the plural slave apparatuses do not have equal bit lengths, and wherein the master apparatus is adapted to send correspondingly different length data words to the different slave apparatuses.

15

20

25

30

34. A system according to claim 31, the system further comprising a clock line, and at least one control line which can be forced to an active state by either of a selected slave apparatus and the master apparatus, such that, in an operation for the transfer of a data word from the master apparatus into the selected slave apparatus:

said data word will be loaded into the interface shift register of the slave apparatus via the serial data writing line in accordance with a bit clock signal applied by the master apparatus to the clock line, while the control line remains in a passive state,

the active state will then be imposed on the control line by the master apparatus,

the selected slave apparatus will detect the active level on the control line and itself maintain the active level while reading the data word internally from the interface register, and

the slave apparatus will release the control line when it is ready to receive a next data word.

35. A system as claimed in claim 34, wherein a further data word will not be read internally from the interface register and processed until the control line has been released by both apparatuses for a predetermined time and released by both apparatuses for a predetermined time and released by both apparatuses for a predetermined time and released by both apparatuses for a predetermined time and released by both apparatuses.

36. A system according to claim 34 or 35, wherein, at least for a data word which is recognised by the slave apparatus as a command requiring information in response, said information is loaded into the interface register of the slave apparatus of the slave apparatus teleases the control line, whereafter it can be read from the interface register is a serial data reading line.

releases the control line, whereafter it can be read from 17. A system according to claim 36, wherein said command

31. A system according to claim 35, wherein said command is interpreted by hardware of the slave apparatus in

38. A system according to claim 36 or 37, wherein said data writing line and said data reading line are provided separately, so as to allow simultaneous input and output of data with respect to the shift register at each cycle of the serial clock signal.

39. A system according to any of claims 33 to 38, input for designating the selected slave apparatus.

40. An apparatus ("the slave apparatus") having an interface for receiving data from an external ("master") apparatus, the interface providing a serial data writing line, a clock line, and at least one control line which can be forced to an active state by either of the slave apparatus and the master apparatus, such that, in an apparatus and the master of a data word from the master

35

30

52

20

ST

OI

WO 96/09583 PCT/GB95/02283

apparatus into the slave apparatus:

said data word can be loaded into an interface register of the slave apparatus via the serial data line in accordance with a bit clock signal applied by the master apparatus to the clock line, while the control line remains in a passive state,

the active state can then be imposed on the control line by the master apparatus,

the slave apparatus will detect the active level on the control line and itself maintain the active level while reading the data word internally from the interface register, and

the slave apparatus will release the control line when it is ready to receive a next data word.

15

20

10

5

- 41. An apparatus as claimed in claim 40, wherein a further data word will not be read internally from the interface register and processed until the control line has been released by both apparatuses for a predetermined time and then again forced to the active level by the master apparatus.
- 42. An apparatus according to claim 40 or 41, wherein at least for a data word which is recognised by the slave apparatus as a command requiring information in response, said information is loaded into the interface register of the slave apparatus before the slave apparatus releases the control line, whereafter it can be read from the interface register via a serial data reading line.

- 43. An apparatus according to claim 42, wherein said command is interpreted by hardware of the slave apparatus in accordance with pre-determined rules.
- 35 44. An apparatus according to claim 42 or 43, wherein said data writing line and said data reading line are

MO 96/09283 FCL/CB92/07383

59

provided separately, so as to allow simultaneous input and output of data to the shift register at each cycle of the serial clock signal.

further including an addressable storage space, and wherein at least a first type of data word includes an address field interpreted by the slave apparatus as indicating a location in said storage space, and wherein responsive to the reception of such a data word to allow tesponsive to the reception of such a data word to be responsive to the reception of such a data word to be responsive to the reception of such a data word to be responsive to the reception of such a data word to be reading, writing or a selection of the two to be reading.

46. An apparatus according to claim 45, wherein said and/or program memory of a program-controlled data and/or program memory of a program-controlled data

47. An apparatus according to claim 46, wherein said read or write operation can be performed without interpretation by the processing apparatus, for example during execution of a generic interface instruction or 25 cycle.

48. An apparatus according to claim 45, 46 or 47, wherein a read operation may be performed, wherein said data word, as interpreted by the slave apparatus, includes an address field specifying the storage location to be read, and wherein an address may be clocked into the address field portion of the interface register to initiate one read operation without clocking in an entire data word.

32

20

SI

49. An apparatus according to claim 45, 46, 47 or 48,

WO 96/09583 PCT/GB95/02283

6.6

wherein a read operation may be performed, wherein said data word, as output by the slave apparatus, includes a field for data read from said storage location, and wherein said data may be clocked out of the data field portion of the interface register to complete one read operation without clocking out the entire data word.

- 50. An apparatus according to claims 48 and 49 combined.
- 10 51. An apparatus according to any of claims 45 to 50, wherein a reading or writing operation is selected within the slave apparatus under control of a selection field in the data word clocked into the interface register by the master apparatus.

15

20

35

- 52. An apparatus having an interface comprising at least one serial data writing line, a clock line and at least one control line, the apparatus having the technical features for operation as the master apparatus in connection with a slave apparatus according to any of claims 40 to 51.
- 53. A program controlled data processor comprising:
- an instruction decoding circuit (300) for implementing control within the processor in accordance with a stored program;
 - an arithmetic unit (302) having input and output data paths of width n bits;
- a register (A) of width greater than <u>n</u> bits connectable under control of the instruction decoding circuit to at least one of the input and output paths of the arithmetic unit; and
 - a shifting circuit (312) separate from the arithmetic unit for performing shift operations of said greater width using said register.

.

WO 96/09583 PCT/GB95/02283

54. A processor according to claim 53, wherein said shifting circuit is physically connected between the output path of the arithmetic unit and data inputs of said register, with feedback also from data outputs of said register.

5

10

- 55. A processor according to claim 53 or 54, wherein said register of greater width comprises a pair of registers (AH,AL) each of width \underline{n} , independently connectable to an input or output path of said arithmetic unit.
- 56. A processor according to any of claims 53 to 55, wherein said instruction decoding circuit is responsive to a predetermined multiplication instruction to control the arithmetic unit, the shifting circuit and the register so as to multiply two values of width <u>n</u> bits, the result being obtained in the register.
- 20 57. A processor according to claim 56, wherein the multiplication operation is performed over plural operating cycles of the arithmetic unit and the shifting circuit.
- 25 58. A processor according to any of claims 53 to 57, wherein said instruction decoding circuit is responsive to a predetermined division instruction to control the arithmetic unit, the shifting circuit and the register so as to divide two values of width n bits, the quotient and remainder being obtained in the register.
 - 59. A processor according to claim 58, wherein the division operation is performed over plural operating cycles of the arithmetic unit and the shifting circuit.
 - 60. A processor according to any of claims 53 to 59,

bCL/CB62/05783 . £8\$60/96 OM

89

position shifting per operating cycle. wherein the shifting circuit can perform only single bit

space of the integrated circuit. set of instructions and stored in the program storage instructions that have been selected from a predetermined the processor is arranged to execute fixed-length via respective address busses of the processor, wherein scorage and data storage space addressable independently formed in an integrated circuit together with program A processor according to any of claims 53 to 60,

executable until such instructions are combjetely instruction, and wherein a further instruction is not or brocessor execution cycles, dependent on the type of wherein the execution of each instruction takes a number 62. A processor according to any of claims 53 to 61,

program control, data communication externally of the wherein, to the extent that it can be provided under 63. A processor according to any of claims 53 to 62, 20 executed. -

. epacqs processor is possible only via the data storage address

output and the register input. 30 arithmetic unit and (ii) between the arithmetic unit (i) between the register output and the input path of the wherein dedicated unidirectional data paths are provided 64. A processor according to any of claims 53 to 63,

without an interrupt routine execution handling facility. A processor according to any of claims 53 to 64,

further comprising an interface for receiving A processor according to any of claims 53 to 65,

35

52

SI

OT

ς

PCT/GB95/02283

. . . 69. . . .

communication request from external circuitry, the processor being responsive to the such a communication request only during predetermined time periods during normal program controlled operation.

5

67. A processor according to claim 66, wherein said predetermined periods are defined by inclusion of a predetermined communication instruction in the stored program.

10

15

17 34 1

68. A processor according to any of claims 53 to 67, wherein said stored program comprises instructions (SIF, BRK, SLEEP) selected from a predetermined instruction set, wherein the processor has at least one external control line, and wherein at least one instruction of the instruction set is decoded differently depending on a signal present on the external control line.

69. A processor according to any of claims 53 to 68,
20 wherein the processor has a basic instruction cycle subdivided into plural internal clock states, and wherein,
for at least one combinational logic circuit having
plural input lines and functioning under control of each
stored program, means are provided to sample and latch
input values for the combinational logic circuit only at
a defined state or states within the operational cycle.

- 70. A processor according to claim 69, wherein said combinational logic circuit comprises the arithmetic unit of the processor.
- 71. A processor according to claim 70, wherein said combinational logic circuit further comprises the instruction decoding circuit of the processor.

35

30

72. A program controlled data processor comprising:

MO 96/09583 FCT/CB95/02283

SI redister space. arithmetic unit output path and the input(s) of the path of the arithmetic unit and (ii) between the (i) between the register space output(s) and the input wherein dedicated unidirectional data paths are provided 0 T paths of the arithmetic unit, decoding circuit to either the input or output connectable, under control of the instruction a register space (AH,AL,X,Y) of width \underline{n} bits data paths of width \underline{n} bits; ς an arithmetic unit (302) having input and output accordance with a stored program; иŢ implementing control within the processor IOI (300)instruction decoding circuit

73. A processor according to claim 72, wherein a further dedicated path is provided to one data register (PC), said the processor from a program counter register (PC), said data path including an incrementer, so as to store a subroutine return address.

74. A data processor circuit adapted to operate under control of a program including a pre-stored linear sequence of instructions and a high frequency clock signal, the circuit comprising means for implementing a state of low power consumption in which execution of said suspended program is suspended, and means for ending said suspended state so that execution of said program continues from the next instruction in the stored sequence without continued instruction of instructions stored outside said sequence.

75. A processor according to claim 74, wherein said suspended state is entered in response in accordance with a signal (WAKE_UP,STOPB) applied to the processor, but only at a time in the instruction sequence defined by inclusion of a specific instruction. defined

35

- 76. A data processing apparatus comprising:
- a data processor circuit adapted to operate synchronously under control of a high frequency clock signal;
- means for imposing a state of low power consumption in which execution of said program is suspended and said clock signal is isolated from the processor circuit, while the clock signal continues running; and
- of external signals for ending said suspended state by re-applying said clock signal to the processor, wherein said monitoring means comprises:
- plural individual monitoring circuits for detecting predetermined changes in respective ones of the external signals; and
 - a common trigger circuit responsive to outputs of the individual monitoring circuits for re-applying said clock signal to the processor,
- and wherein the individual monitoring circuits, but not the common trigger circuit, are isolated from the running clock signal during said suspended state.
- 77. An apparatus according to claim 76, wherein at least on of said individual monitoring circuits comprises:
 - means responsive to said clock signal prior to the suspended state for storing a value of the corresponding external signal; and
- asynchronous circuit means for, during the suspended state, comparing the external signal with the stored value.
- 78. A data processing apparatus constructed to operate sequentially under the control of a stored program comprising instructions selected from a predetermined instruction set, wherein the apparatus has at least one

LCL/CB62/03783 E8\$60/96 OM

ZL

operation, depending on said signal. ς processing operations or will effect no meaningful instruction which will either halt the program-controlled one instruction (BRK) of the instruction set is an external control line (RUN_STEP), and wherein at least

been halted. (RUN_STOPB) for signalling externally that execution has An apparatus according to claim 78, comprising means

non-volatile memory. integrated circuit together with said stored program in wherein said apparatus is integrated on a single An apparatus according to any of claims 78 to 79,

processor itself but which cause the simulator or for the processor, implement no operation in the instructions (PRINT) which, when included in a program instruction set including a plurality of specific debug processor having a predetermined instruction set, the A simulator or emulator for a program controlled

A simulator or emulator according to claim 81, . 28 52 the respective instruction. emulator to record information signalling execution of

value to be recorded. -, • 8- • wherein each such debug instruction specifies a data

whose current contents are also to be recorded. register location of the simulated or emulated processor wherein each such debug instruction further specifies a 30 A simulator or emulator according to claim 82,

debug instructions corresponds to a redundant addressing 8] to 83, wherein an op-code part common to the specific 84. A simulator or emulator according to any of claims

32

50

SI

OI

WO 96/09583 PCT/GB95/02283

73 .

mode of another instruction in the instruction set.

5

85. A simulator or emulator according to any of claims 81 to 84, wherein the op-code part common to the specific debug instructions corresponds to an immediate addressing mode of a memory store instruction in the instruction set.


86. A processor or data processing apparatus having the features of any combination of the preceeding claims.

State of the state


the state of the s

and the second second second second

₹÷ ...



1/13



17	16	15	14	13	12	11	10	9	8	7	6	5	_4	3	2	_ 1	0
		A	ddr	(1	0 b	its)				Opcode Re		eg	Addr				
											r					mox	oe j




FIG. 4A








FIG. 4B





5/13






PIC 6

21/13

8/13



81/6







FIG.9






11/13



13/13





WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

A3

(11) International Publication Number:

WO 96/09583

G06F 9/30, 13/12

(43) International Publication Date:

28 March 1996 (28.03.96)

(21) International Application Number:

PCT/GB95/02283

(22) International Filing Date:

25 September 1995 (25.09.95)

(30) Priority Data:

9419246.5

GB 23 September 1994 (23.09.94)

(71) Applicant (for all designated States except US): CAMBRIDGE CONSULTANTS LIMITED [GB/GB]; Science Park, Milton Road, Cambridge CB4 4DW (GB).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): BARLOW, Stephen, John [GB/GB]; 107 Stutton Street, Cambridge CB1 2QG (GB). MORFEY, Alistair, Guy [GB/GB]; 98 Tenison Road, Cambridge CB1 2DW (GB). COLLIER, James, Digby. Yarlet [GB/GB]; Church Farm, Chettisham, Near Ely, Cambridge CB6 1SB (GB).
- (74) Agents: BERESFORD, Keith, Denis, Lewis et al.; Beresford & Co., 2/5 Warwick Court, High Holborn, London WCIR 5DJ (GB).

(81) Designated States: AM, AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DE (Utility model), DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TT, UA, UG, US, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG), ARIPO patent (KE, MW, SD, SZ, UG).

Published


With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(88) Date of publication of the international search report: 6 June 1996 (06.06.96)

(54) Title: DATA PROCESSING CIRCUITS AND INTERFACES

(57) Abstract

An integrated circuit contains (102) a microprocessor core (100), program memory (104) and separate data storage (106, 108), together with analogue and digital signal processing circuitry (110). The ALU (302) is 16 bits wide, but a 32-bit shift unit (312) is provided, using a pair of 16-bit registers. The processor has a fixed length instruction format, with an instruction set including multiply and divide operations which use the shift unit over several cycles. No interrupts are provided. External pins of the integrated circuit allow for single stepping and other debug operations, and a serial interface (SIF) which allows external communication of test data or working data as necessary. The serial interface has four wires (SERIN, SEROUT, SER-CLK, SERLOADB), allowing handshaking with a master apparatus, and allowing direct access to the memory space (104-110) of the processor core (100), without specific program control. Within each processor cycle, the processor circuitry is divided into plural stages, and latches are interposed between the stages to minimise power consumption.



LOK THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

CV	Gabon				
FR	ອາແກາຈີ	NW	silognoM ·	NΛ	Vict Nam
Ŀ	bnslai7	TW .	ilsM .	ZU	Uzbekistan
23	untds	ЯC	Madagascar	รถ	United States of America
DK	Denmark	aw	Republic of Moldova	Y O	Ukraine
DE	Сеппалу	ЭМ	Monaco	11	ogsdoT bas bsbinitT
ZO	Czech Republic	ΓΛ	aivia.J	LΤ	Tajikistan
CZ	Czechosłovakia	กา	Luxembourg	. ə ī	080T
CZ	China .	ГК	Sti Lanks	αT	Chad
. КЭ	Cameroon .	n	Liechtenstein	NS	Senegal
13	Core d'Ivoire	ŻX	Kazakhstan	ЗK	Slovakia
СН	bnatissiiw2	KK	Republic of Korea	IS	Slovenia
90	oguoo		of Korea	38	Sweden
CF	Central African Republic	ŔЪ	Democratic People's Republic	as	uzpng
V)	Canada	KC	Kyrgystan	เหม	Russian Federation
BJ.	Belanus	KE	ксиля	ОЯ	Romania
ВВ	lixer8	аſ	nsqsl	74	Portugal
Bĵ	Benin	11	ltaly	าส	Poland
BC	sinsgluð	. 31	Teland .	ZN ·	New Zealand
BE .	Ozal snishuð	пH	Վ ոսՁ ւ ոλ -	ON	Иогияу
38	Belgium	ВЭ	သဘာ၅	אד	Metherlands
88	Barbados	CN	Guinea	NE	Niger
av	AilsitzuA	CE	Georgia	MW	iwalaM
TA	- sintuA	CB	United Kingdom	AM	BinastrusM

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)